WEST Search History

Hide Items | Restore | Clear | Cancel

DATE: Wednesday, October 04, 2006

Hide?	Set Name	Query	Hit Count
		DB=PGPB,USPT; PLUR=NO; OP=ADJ	
☐	L44	L43 not l42	1
☐	L43	fork and l39	3
☐	L42	l13 and l39	11
☐	L41	l12 and l39	0
☐	L40	l26 and L39	0
☐	L39	712/239.ccls.	465
☐	L38	compiler with L31	2
☐	L37	identif$3 with L31	1
☐	L36	recogniz$3 with L31	1
☐	L35	test$3 with L31	2
☐	L34	illegal instruction$1 with test$3	25
☐	L33	unsupported with instruction$1 with test$3	0
☐	L32	test$3 with L31	2
☐	L31	unsupported feature$1	97
☐	L30	unsupported feature$1$1	97
☐	L29	unsupported instruction$1	11
☐	L28	illegal instruction$1	589
☐	L27	instruction with L26	20
☐	L26	test$3 with processor with capabilit$3	382
☐	L25	compiler with L12	1
☐	L24	L12 with instruction$1	36
☐	L23	intel.asn. and L12	16
☐	L22	L14 and L12	0
☐	L21	(audio same chipset) and L17	11
☐	L20	(audio and chipset) and L18	4
☐	L19	(audio same chipset) and L18	0
☐	L18	intel.asn. and L17	8
☐	L17	input-output with chipset	115
☐	L16	join and L14	7
☐	L15	join same L14	2
☐	L14	fork with L13	27

☐	L13	thread$1 with speculat$3	317
☐	L12	detect$3 with processor with capabilit$3	742
☐	L11	(mch) and intel.as	0
☐	L10	(memory controller hub) and intel.as	0
☐	L9	intelligent hub and intel.as	0
☐	L8	inteligent hub and intel.as	0
☐	L7	intel.as. and L6	36
☐	L6	system bus same memory controller same bus bridge	1757
☐	L5	intel.as. and L4	61
☐	L4	processors with L3	259
☐	L3	front side bus	1177
☐	L2	processors with L1	5
☐	L1	north with south with bridge with bus	640

END OF SEARCH HISTORY